The two SFA are composed of dice soldered on leadframe (figure I) and DBC (figure 2) substrates. 
Figure I -Leadframe model
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Abstract
In power assemblies, heat transfer due to the die selfheating is one of the most important point on time life assemblies. Heat has to be evacuated toward the baseplate not to weaken the solder joint under the die. Double-sided assemblies are attractive for heat transfer and many studies were initiated to have better heat transfer. So, we can observe less density energy deformation (DED) in solder joints and more stresses in the die. The purpose of this paper is to quantify the part ofDED in the jo int compared to the stresses in the die and finally to see the best configuration between single or double face assemblies. In conventional power assemblies, the silicon die is mounted on a substrate (leadframe, Direct Bonded Copper or DBC, ...). In a Single Face Assembly (SFA) heat transfer configuration, the heat is mainly driven toward the base-plate through the solder joint. In a Double Face Assembly (DFA), the die is mounted between two substrates which allow less mechanical stress in the solder joints (upper and lower) as well as a better heat dissipation due to the double-side configuration.
In this work, we propose to compare and to quantify the density energy deformation in the solder jo ints in both cases (simple and double faces power assemblies) by using finite elements simulations. The goal is also to show when appear the stresses induced in the silicon die used in these assemblies.
Models description
Four cases were investigated for comparison: two single faces as reference and two double face power assemblies. We have considered power assemblies made with a die soldered with a lead-free alloy (SAC 305) in simple and double face substrates. The fusion temperature of the joint is 217°C. 
Density energy deformation in solder joints and stresses in silicon chip were analyzed for these four cases in order to highlight which configuration is more reliable in term oflife time assembly.
Methodology
Each configuration has been modelized with a 3D-finite element. Same thermal shocks and power cycling were applied to the four models and their thermal and thermo-mechanical behaviors were analyzed. Thermal shocks: Considered thermal shocks are severe. The thermal amplitude is -55°C to +125°C. We applied the following sequence to the assemblies: 1) down temperature after refusion from 217°C (fusion temperature of soldered joint) to 20°C (ambient) in 3 minutes.
2) 3 months storage at 20°C.
3) 5 thermal shocks from -55°C to +125°C. Power cycling corresponds to mission profiles. Like thermal shocks, we applied the same 2 first steps and then 2 power cycling of one hour each. So, the sequence applied is the following one: 1) down temperature after refusion from 217°C (fusion temperature of soldered joint) to ambient (20°C) in 3 minutes. 2) 3 months storage at 20°C. 3) 2 power cycling of one hour each. The following figure (figure 7) shows the third step: power cycling.
Simualtions and results : For each configuration, we applied thermal shocks (passive cycles) and power cycling (active cycles).
For thermal shocks, we looked after two results:
The maximal stresses in the die at the end of the five thermal shocks.
The density energy deformation (DED) to the area (limited to 10 nodes) the most stressed in the solder joint under the die (see "red joint" in figure 5 ). We regard this joint in order to compare SFA and DFA. We resumed and classified the results in the following table 2. The simulations made by finite element modelling (FEM) is based on thermal and thermo-mechanical approaches which are taken into account to calculate the density energy deformation dissipated in the solder joint located under the die simultaneously with the stresses induced in the silicon chip.
Limit conditions:
Temperature reference is 490°K. Due to symmetry, we meshed only 1;4 of structure. Z translation of the node under the die center is blocked. For power cycling :
The power dissipated in all the die is 40 W for thermal simulations.
The ambient temperature is 373°K. The exchange coefficient (h) vary from 500 to 10000 W/m 2. oK (under the base-plate: down for SFA, up and down for DFA)
Regarding that table, we can say: -the maximal stresses in silicon appear at the end of thermal shocks while in power cycling maximal stresses are due to the assembly fabrication itself because maximal value is at the end of fusion (soldering of the die on substrate). -in DFA, the die is soldered both sides so more stressed. For power cycling, the maximal stresses in the die are 2.5 time higher for DFA than for DBC model, for example.
-the density energy deformation to the node the most stressed in the solder joint under the die is an indicator of starting crack. The weaker the DED in solder joint will be and the less the assembly will tire. -for thermal shocks as for power cycling, it is the DFA which has the weaker DED but it is in the DFA that the stresses in the die are greater.
The more reliable assembly stay the DFA whose global temperature is twice less higher than for SFA because of double side thermal evacuation.
Conclusions
The results show that the density energy deformation in solder joints under the die, during power cycling or thermal shocks, is lower in DFA configuration. Correlated to this fact, the stresses in the silicon dice are increasing. There are 2.5 times higher compared to a SFA DBC substrate for exemple. The next step of this work is to study the effects of mechanical stresses in the die on the evolution of electric parameters of silicon.
